Spirent Communications has announced a collaboration with Cadence Design Systems, to deliver a joint networking system-on-chip (SoC) verification solution that bridges the gap between pre-silicon and post-silicon verification.
The collaboration brings sophisticated virtual Ethernet traffic emulation and testing capabilities to pre-silicon verification in the Cadence Palladium Z2 Enterprise Emulation and Protium X2 Enterprise Prototyping systems. Highly scalable and flexible, the solution has the capacity to emulate any port speed from 1G to 800G at the application level, and quickly introduce additional features to enable new use cases as required.
Jointly developed, the solution is designed to enable the increasing data bandwidths needed to verify designs for data centres and other high-performance applications. The partnership combines the data rates and port densities of Spirent TestCenter, with verification capabilities of the Cadence Palladium and Protium systems as a unified solution with reusable, portable, automated test cases.
Unique benefits of the joint solution include:
Download the Spirent Chip Design Verification Solution datasheet.
Head office & Accounts:
Suite 14, 6-8 Revenge Road, Lordswood
Kent ME5 8UD
T: +44 (0)1634 673163
F: +44 (0)1634 673173
© 2025 All Things Media Ltd.